The effect of the dielectric end groups on the positive bias stress stability of N2200 organic field effect transistors ©

Cite as: APL Mater. 9, 041113 (2021); https://doi.org/10.1063/5.0044785 Submitted: 19 January 2021 • Accepted: 07 April 2021 • Published Online: 23 April 2021

(D) D. Simatos, (D) L. J. Spalek, (D) U. Kraft, et al.

COLLECTIONS

EP

This paper was selected as an Editor's Pick









View Online

ARTICLES YOU MAY BE INTERESTED IN

Design of experiment optimization of aligned polymer thermoelectrics doped by ionexchange

Applied Physics Letters 119, 111903 (2021); https://doi.org/10.1063/5.0055886

Organic small molecule field-effect transistors with $Cytop^{TM}$ gate dielectric: Eliminating gate bias stress effects

Applied Physics Letters 90, 092104 (2007); https://doi.org/10.1063/1.2709894

 γ -phase inclusions as common structural defects in alloyed β -(Al_XGa_{1-X})₂O₃ and doped β -Ga₂O₃ films

APL Materials 9, 051119 (2021); https://doi.org/10.1063/5.0038861





Cite as: APL Mater. 9, 041113 (2021); doi: 10.1063/5.0044785 Submitted: 19 January 2021 • Accepted: 7 April 2021 •







Published Online: 23 April 2021

D. Simatos, 1 D. L. J. Spalek, 1.a) D. U. Kraft, 1 D. M. Nikolka, 1 D. X. Jiao, 2 D. C. R. McNeill, 2 D.

D. Venkateshvaran. 1,a) and H. Sirringhaus 1,a)

AFFILIATIONS

- ¹Cavendish Laboratory, University of Cambridge, J.J. Thomson Avenue, Cambridge CB3 0HE, United Kingdom
- ²Department of Materials Science and Engineering, Monash University, Wellington Road, Clayton, VIC 3800, Australia

ABSTRACT

Bias stress degradation in conjugated polymer field effect transistors is a fundamental problem in disordered materials and can be traced back to interactions of the material with environmental species [H. Sirringhaus, Adv. Mater. 21, 3859–3873 (2009); S. Park et al., Adv. Funct. Mater. 30 1904590-1-1904590-21 (2020); and W. H. Lee et al., Adv. Mater. 26, 1660-1680 (2014)], as well as fabrication-induced defects [H. Klauk, Organic Electronics: Materials, Manufacturing, and Applications (Wiley, 2006) and M. Nikolka et al., Nat. Mater. 16, 356–362 (2017)]. However, the effect of the end groups of the polymer gate dielectric and the associated dipole-induced disorder on bias stress stability has not been studied so far in high-performing n-type materials, such as N2200 [H. Yan et al., Nature 457, 679–686 (2009) and S. Brixi et al., Sci. Rep. 10, 4014 (2020)]. In this work, the performance metrics of N2200 transistors are examined with respect to dielectrics with different end groups [Cytop-M (CTL-809M) and Cytop-S (CTX809-SP2) as purchased from AGC Inc.]. We hypothesize that the polar end groups would lead to increased dipole-induced disorder and worse performance [H. Sirringhaus, Adv. Mater. 21, 3859-3873 (2009); N. B. Ukah et al., J. Polym. Sci., Part B: Polym. Phys. 51, 1533-1542 (2013); and S. Kim et al., Sci. Technol. Adv. Mater. 19, 486-494 (2018)]. The long-time annealing scheme at lower temperatures used in this paper is assumed to lead to better crystallization by allowing the crystalline domains to reorganize in the presence of the solvent [C. S. Kim et al., Appl. Phys. Lett. 93, 103302 (2008)]. It is hypothesized that the higher crystallinity could narrow down the range at which energy carriers are induced and thus decrease the gate dependence of the mobility. The results show that the dielectric end groups do not influence the bias stress stability of N2200 transistors. However, long annealing times result in a dramatic improvement in bias stress stability, with the most stable devices having a mobility that is only weakly dependent on or independent of gate voltage.

© 2021 Author(s). All article content, except where otherwise noted, is licensed under a Creative Commons Attribution (CC BY) license (http://creativecommons.org/licenses/by/4.0/). https://doi.org/10.1063/5.0044785

I. INTRODUCTION

Electrical degradation during device operation (also known as bias stress) is a well-known phenomenon in organic semiconductors and other disordered materials. It manifests itself as an exponential decay of the output current under the continuous application of bias, a shift of the threshold voltage, a decrease in the charge carrier mobility, an increase in the sub-threshold slope, and the appearance of hysteresis. ^{1–3} To a large extent, the origin of the observed device deterioration stems from interactions between the organic

semiconductor, light and atmospheric species such as oxygen or water. However, the overall stress behavior can also be impacted by other factors such as the choice of the solvent used for processing ¹⁰ or chemical impurities present in the materials, or introduced during the fabrication and storage of the samples. ⁴ Many studies have traced the origins of bias stress instability to water adsorbed on the semiconductor/dielectric interface, ⁵ photo-induced degradation, ⁴ or the solvent-tuned crystallinity of the material. ¹⁰ Other studies have also examined the effects of the polarity of the dielectric, with the more polar dielectrics inducing dipole-induced energetic disorder. ^{1,8} This

a) Authors to whom correspondence should be addressed: |ijs51@cam.ac.uk; dv246@cam.ac.uk; and hs220@cam.ac.uk

disorder may also originate by the dipole moments of the dielectric end groups. 9

Despite extensive research on the origins and improvement of bias stress instability, to date, there are very few studies that examine the effect of the dielectric end groups on bias stress stability. The end groups of the polymer chain can be used to tune the physical properties of a polymer dielectric, e.g., to induce crosslinking functionalities, but it is important to understand whether and how operational reliability might be affected by different end groups. Here, we examine how the end groups of the commonly used fluoropolymer gate dielectric, Cytop, affect the bias stress stability of N2200, also known as P(NDI-2OD-T2),6,7 which is one of the highest-performing, semi-crystalline *n*-type polymers. We focus on N2200 because environmental stability and bias stress stability are still open questions for n-type polymers. 7,11,12 To investigate the effect of end group induced dipolar disorder, we examine two variations of the dielectric: a silane-terminated (Cytop-M) variant and a fluorine-terminated (Cytop-S) variant. There is also a carboxylic acid-terminated (Cytop-A) variant, which is not studied here, because we are examining whether the absence of any functional groups improves the device stability. Cytop-M's silane end groups are reactive with water, and the reaction by-products can potentially compromise device performance.¹³ The polar nature of the end groups is also expected to induce energetic disorder at the semiconductor-dielectric interface. In contrast, Cytop-S has a less reactive end group and is thus expected to have no effect on device stability. Because we are interested in how the end groups affect the electronic structure and dipolar disorder at the interface, we perform our bias stress investigations in an inert nitrogen atmosphere in order to eliminate the fast charge trapping that would occur in the presence of water/oxygen as much as possible. 12,14 Our results show that Cytop-S is a well-performing gate dielectric with comparable performance and operational stability to the widely used Cytop-M.

To investigate the role of end groups more systematically, we explored a range of processing recipes that have been reported in the literature. We hypothesize that long-time annealing schemes at lower temperatures will allow the crystalline domains of the polymer to reorganize in the presence of the solvent and lead to better

FIG. 1. Device architecture: Top gate bottom contact (TGBC) device architectures were used, with N2200, also known as P(NDI-2OD-T2), as the organic semiconductor and two different Cytop variants: Cytop-M, which is silane-terminated, and Cytop-S, which is fluorine-terminated.

crystallization. Improved crystallization has been linked to improved bias stress stability, ¹⁰ as greater crystallinity narrows down the range of energy levels at which carriers are induced. We found that long annealing times improve bias stress performance dramatically for both dielectrics and that this improvement is not attributed to the crystallinity of the polymer. We observed an interesting correlation between the gate voltage dependence of the mobility when the devices were measured initially and the operational device stability during long-time bias stress testing. Devices with a strong gate voltage dependent mobility were the most unstable, whereas those with a weaker gate voltage dependent or even gate voltage independent mobility were the most stable.

II. DEVICE FABRICATION

Top gate bottom contact (TGBC) field effect transistors (FETs) with both grades of Cytop were fabricated, as shown in Fig. 1 and Sec. V under different process conditions reported in the literature. After deposition by spin-coating, N2200 was annealed in two different ways: a short annealing time above the solvent's boiling point $(200\,^{\circ}\text{C}$ for 15 min) and a long annealing time below the boiling point $(110\,^{\circ}\text{C}$ for 14 h). The annealing scheme with high temperature and short annealing time aims to remove the solvent entirely from the polymer film. Conversely, the long-time annealing scheme

TABLE I. Fabrication details. Boldface emphasizes the order in which the gate evaporation and the gate annealing were carried out.

Recipe	OSC	Insulator	Gate		
1	N2200 pristine 7 g/l (100% DCB) annealed at 200 °C for 15 min	Cytop-M (3:1) annealed at 90 °C for 20 min. Cytop-S (1.5:1) annealed at 90 °C for 20 min	Annealed at 80 °C for 14 h after gate evaporation		
2	N2200 pristine 7 g/l (100% DCB) annealed at 200 $^{\circ}$ C for 15 min	Cytop-M (3:1) annealed at 90 °C for 20 min. Cytop-S (1.5:1) annealed at 90 °C for 20 min	Annealed at 80 $^{\circ}\mathrm{C}$ for 14 h before gate evaporation		
3	N2200 pristine 7 g/l (100% DCB) annealed at 110 °C overnight (14 h)	Cytop-M (100%; undiluted) annealed at 110 °C for 5 h. Cytop-S (100%; undiluted) annealed at 110 °C for 5 h	Annealed at 80 °C for 14 h after gate evaporation		
4	N2200 pristine 7 g/l (100% DCB) annealed at 110 °C overnight (14 h)	Cytop-M (3:1) annealed at 110° C for 5 h. Cytop-S (1.5:1) annealed at 110° C for 5 h	Annealed at 80 $^{\circ}\mathrm{C}$ for 14 h after gate evaporation		

at lower temperatures aims to retain some solvent in the film and allow the crystalline domains to reorganize, in a high boiling point solvent, to allow for better crystallization. The literature suggests that the long-term annealed film below the boiling point would have better crystallinity and, hence, improved bias stress stability. ¹⁰

For the dielectric, we started off by comparing two different annealing recipes found in the literature: one with a short annealing time $(90\,^{\circ}\text{C}\text{ for }20\,\text{min})^{15}$ and one with a longer one $(110\,^{\circ}\text{C}\text{ for }5\text{ h})$, 16 both being below the Cytop solvent's boiling point $(180\,^{\circ}\text{C})$. Additionally, to investigate the effect of the Cytop solvent on device performance, we also used pure Cytop.

To avoid metal penetration into the dielectric, we always evaporated the gate in a two-step recipe, with the first 10 nm evaporated with a small rate (0.2 Å/s). To investigate the effect of post-fabrication annealing, the devices were annealed after the gate was evaporated at 80 °C for 14 h.¹⁷ The effect of this post-fabrication annealing step was investigated through the fabrication of a batch that was annealed at 80 °C before the gate was evaporated (recipe 2). It is worth noting that in the case where N2200 and Cytop were annealed for a short time (recipe 1), the post-fabrication annealing step damaged the gates, which is assumed to be due to the solvent leaving the Cytop film when the device was exposed to the vacuum of the evaporator (Fig. S1). Table I summarizes the fabrication details and different recipes that were compared for this study. Table S5 compares the results of this study with those of the literature. A detailed discussion of the fabrication protocols is included in Sec. V.

III. RESULTS

A. Electrical characteristics

Figure 2 shows the electrical device characteristics and the mobility dependence with respect to the gate voltage for the fabrication conditions mentioned before. The on and off currents are of




FIG. 2. Room temperature transfer characteristics and corresponding mobility curves measured in saturation ($V_D = 60 \text{ V}$) for N2200 devices fabricated with the Cytop-M (left panels) and the Cytop-S (right panels) dielectric. The continuous lines denote the drain current, and the dotted lines denote the leakage current. The black/red/green/blue curves correspond to the devices fabricated with recipe nos. 1, 2, 3, and 4, respectively. The corresponding output curves are shown in FIG. S4.

similar magnitude and do not depend on the annealing time or the type of the dielectric used. In fact, the worse performing device was the one where the gate was evaporated after the 80 $^{\circ}$ C annealing step (red curve; recipe 2 in Sec. V). This would indicate that the annealing step heals traps that are created during the gate evaporation. The corresponding output curves are shown in Fig. S4.

Looking at the mobility dependence with respect to the gate voltage, there is a significant difference between the devices. The devices that were annealed for a short time (recipes 1 and 2) exhibit a power law dependence of the mobility with the gate voltage, as mentioned in the literature.¹⁵ The origin of this power law dependence is believed to be a direct consequence of the shape of the density of states that is typical of organic semiconductors.^{18–20} The literature suggests that the annealing temperature can be used to tune the size of the crystalline regions that are embedded in the amorphous matrix. In some previous studies, it was found that higher annealing temperatures lead to larger crystalline regions and to a stronger gate voltage dependence of the mobility. As-cast or mildly annealed samples were found to exhibit a mobility that is independent of the gate voltage.^{15,21}

Our results convincingly show that these conclusions are not absolute and that they depend sensitively on the details of the fabrication conditions. The devices in which the polymer was annealed for a short time above the boiling point do exhibit the power law dependence that is reported in the literature. However, we have also found an improved, long-term annealing recipe (110 °C for 14 h) that improved performance further and also returns to the less strong gate voltage dependent characteristics that were previously observed in as-cast films (see Fig. S3). In this work, special care was taken to avoid all possible contaminations, e.g., from lab equipment such as pipettes or possible cross-contaminations in the glovebox.

Turning now to a discussion of the effect of end groups, we were initially concerned about Cytop-M's silane end groups being reactive with water, absorbing water, or forming other by-products that compromise device performance.¹³ In comparison, Cytop-S has a less reactive end group. For Cytop-S, we optimized the fabrication to get films of similar thickness with Cytop-M. Somewhat surprisingly, we found the initial device performance and characteristics for both Cytop grades to be very similar. For both grades, the devices annealed at 200 °C for 15 min exhibit a strong gate voltage dependent mobility with a positive curvature for gate voltages above $V_G > 20 \text{ V}$, while the devices made with long annealing times, including the pure Cytop-S films, exhibit a weaker gate voltage dependence with either a negative curvature above V_G > 20 V (recipe 3) or even a nearly gate voltage independent mobility (recipe 4). These findings suggest that the end group of the Cytop dielectric is not the dominant factor in determining the device performance of N2200.

B. Bias stress stability

We then performed positive bias stress (PBS) stability tests on all the devices to determine the effect of fabrication conditions on the operational stability, with the results displayed in Fig. 3. The gate and drain electrodes were biased at $60\,\mathrm{V}$ for $6\,\mathrm{h}$, in dark conditions, and were left to recover for at least $3\,\mathrm{h}$. The devices were tested in a nitrogen atmosphere in a Belle Ltd. glovebox ($<5\,\mathrm{ppm}$ O_2). A transfer curve was measured every hour, and a




FIG. 3. A comparison of normalized drain current and saturation mobilities from positive bias stress (PBS) measurements for Cytop-M (left panels) and Cytop-S (right panels). Long annealing times for both the polymer and Cytop lead to high PBS stability. The vertical line separates the stress and recovery regimes. The average mobility was obtained by calculating the slope of the square root of the drain current in the voltage range between 40 and 60 V, instead of calculating the point derivative. The black/red/green/blue curves correspond to the devices fabricated with recipe nos. 1, 2, 3, and 4, respectively.

corresponding spike appeared in the drain current due to the partial recovery of the device during the measurement. The drain current was normalized with respect to its initial value at t=0.

The top row of Fig. 3 shows that the devices fabricated with short annealing times (recipes 1 and 2) exhibit a rapid initial falloff of the drain current, whereas the devices annealed for long time scales only exhibit slight long-term degradation. This is somewhat different in Cytop-S, where the device that was annealed after the gate was evaporated (black curve, recipe 1) is significantly more stable than its counterpart made with Cytop-M.

The bottom row of Fig. 3 shows that the devices fabricated with short annealing times (recipes 1 and 2) suffer from a reduction in the charge carrier mobility when stress is applied. When the device is left to recover, the mobility returns to its original value. These degradation effects are less pronounced for the devices made with Cytop-S. Conversely, the devices made with long annealing times exhibit a stable mobility, in both the stress and the recovery phases. This stability is independent of the type of the dielectric used. The corresponding comparison of the threshold voltage shifts for these devices can be found in the supplementary material and shows that V_T shifts are not the dominant factor causing bias stress degradation.

The PBS results show that long annealing times for both the polymer and the Cytop lead to higher bias stress stability. The final to initial drain current ratios of the devices that were annealed for




FIG. 4. GIWAXS results obtained on N2200 films annealed at 200 °C for 15 min (left panel) and at 110 °C for 14 h (right panel). In-plane (lamellar stacking) and out of plane (π -stacking) 1D GIWAXS profiles are shown. Coherence length and lattice parameters are extracted from these datasets and summarized in Table II.

15 min are, respectively, 61% (device annealed after the gate fabrication) and 56% (device annealed before the gate fabrication). Adopting the long annealing time fabrication increases these ratios to 94% (device with pure Cytop-M) and 92% (device with diluted Cytop-M).

For Cytop-S, the values are similar to those of Cytop-M. The ratios of the devices that were annealed for 15 min are 73% (device annealed after the gate fabrication) and 52% (device annealed before the gate fabrication). Adopting the long annealing time fabrication increases these ratios to 83% (device with pure Cytop-S) and 93% (device with diluted Cytop-S). We can thus conclude that long annealing times are crucial for obtaining a PBS stable N2200 device, with the Cytop's end group being relatively unimportant in comparison.

C. Structural characterization

We then examined whether the improved bias stress performance could be attributed to improved crystallinity, as was reported in previous studies. 10 We performed grazing incidence wide angle x-ray scattering (GIWAXS) measurements on N2200 films annealed at 200 $^{\circ}$ C for 15 min (Fig. 4, left panel) and at 110 $^{\circ}$ C for 14 h (Fig. 4, right panel). The assignments of the diffraction peaks to indices were done in reference to the literature. 22,23 Coherence lengths and lattice parameters extracted from the datasets are summarized in Table II.

TABLE II. Summarized coherence length and lattice parameters extracted from the datasets presented in Fig. 4.

	(100) lamellar stacking			(010) π-stacking				
Sample	$Q(\mathring{A}^{-1})$	D (Å)	FWHM (Å ⁻¹)	CL (Å)	$Q(\mathring{A}^{-1})$	D (Å)	FWHM (Å ⁻¹)	CL (Å)
200 °C 110 °C	0.253 0.254	24.8 24.7	0.0237 0.0283	265 222	1.595 1.590	3.94 3.95	0.123 0.132	51 48

The 2D pattern of the sample annealed at 200 °C for a shorter time shows stronger diffraction peaks. It also has longer coherence lengths along the along the π - π stacking direction (51 Å) than the device annealed at 110 °C for long annealing times (48 Å). Similarly, along the in-plane, lamellar stacking direction, the device annealed at 200 °C for a shorter time exhibits longer coherence lengths (265 Å) than the device annealed at 110 °C for long annealing times (222 Å).

Therefore, the sample that was annealed above the solvent's boiling point has slightly larger crystalline domains than the sample that was annealed below the boiling point for a longer time. We conclude that the improved bias stress stability in our N2200 TFTs obtained with the long-term annealing scheme cannot be traced to a higher crystallinity.

IV. DISCUSSION AND CONCLUSIONS

In this work, we have determined how the end groups of the gate dielectric and the choice of processing parameters impact the performance and bias stress stability of the high mobility, n-type polymer N2200. We introduce Cytop-S as a well-performing gate dielectric and an alternative to Cytop-M with similar device performance and bias stress stability, i.e., the end groups of the Cytop do not influence the initial device performance nor bias stress stability strongly. This is an important result as it broadens the range of end group functionalities that can be used in device applications. We caution that this result may be specific to N2200 and its molecular structure, which has long side chains that keep the accumulation layer away from the surface of the gate dielectric.¹⁶ It is known that dipolar disorder is a relatively short range.²⁴ This may not necessarily be the case for all polymers. It remains to be seen whether Cytop-S could improve charge transport performance in polymers with shorter side chains, where dipole-induced disorder due to the silane end group of Cytop-M could lead to more pronounced charge trapping.

Our study also provides an important insight into some of the key factors that do influence bias stress stability under the inert atmosphere conditions investigated here. We have shown that annealing above the boiling point for short annealing times improves the crystallinity, but the higher degree of crystallinity is not associated with better bias stress stability. However, longer annealing times at low temperature improve bias stress stability significantly, even when annealing below the solvent's boiling point. When interpreting this result, it is important to remember that the degradation upon bias stressing under the inert atmosphere conditions used here is mainly a reduction in carrier mobility as opposed to threshold voltage. This means that it is not due to an increased fraction of deeply trapped charge carriers that no longer contribute to charge transport—this would manifest itself mainly as a shift in the threshold voltage—but rather a change in the electronic structure at the interface that adversely affects all carriers and reduces their carrier

It is also important to remember that there appears to be a correlation between the gate voltage dependent mobility that is measured after the devices were fabricated (and before the bias stress was applied), and the degree of bias stress degradation. Devices with a more pronounced gate voltage dependent mobility degrade more strongly than devices with a gate voltage independent or more weak

gate voltage dependent mobility. This suggests that the cause of the energetic disorder in the electronic structure, which is responsible for the initial gate voltage dependence of the mobility, might also be responsible for the bias stress degradation. Whatever causes this energetic disorder is strongly reduced by long annealing of the polymer semiconductor and by long annealing of the full device. We are unable to identify the precise mechanism at this stage, but it appears possible that it could be associated with charged or polar impurities in the polymer films, such as water or residual polar solvent molecules. The application of a bias might bring these impurities closer to the interface or give more time for charge carriers in the N2200 to polarize these impurities; in both cases, the expected effect would be an increased energetic disorder and reduced mobility. It is also possible that the disorder may be associated with states created during the gate evaporation, for example, due to diffusion of metal atoms into the gate dielectric. Long-term annealing might be able to passivate such states, provided that the annealing step is performed after the gate evaporation. If the annealing precedes the gate evaporation, then the device performs poorly.

Identification of the species and states involved in the degradation is difficult due to the lack of analytic techniques with sufficient sensitivity to the small concentrations involved, and this goes beyond the scope of our present study. However, what we can state firmly from our study is that the gate voltage dependent mobility and faster bias stress degradation observed in devices annealed at a high temperature for short times are not related to a reduced degree of crystallinity of the polymer semiconductor. This suggests that the degree of crystallinity is not a key factor involved in bias stress degradation and that the absence of end groups of the Cytop dielectric does not appear to have a significant effect on performance and bias stress stability of N2200.

V. EXPERIMENTAL METHODS

Recipe 1: A 7 g/l solution of N2200 and DCB, kept in a nitrogen glovebox, was pre-heated at 100 °C overnight prior to device fabrication, leading to a fully dissolved polymer solution. Corning 1737F glass substrates with Cr/Au (4/20 nm) interdigitated source-drain electrodes (W = 1000 μ m; L = 20 μ m) were pre-heated at 100 °C for 2 min directly before fabrication. With the glovebox purging on, the organic semiconductor was spin coated at 2000 rpm for 60 s (ramp: 3 s) and annealed on a hotplate at 100 °C for 10 s to remove most of the solvent. After all the samples were fabricated, the temperature was re-adjusted to 200 °C, with a hotplate ramp of 450 °C/h. The samples were left at 200 °C for 15 min. 15 The hotplate heater was then switched off, and the samples were taken off when the temperature reached 80 °C. Cytop M-grade (CTL-809M) and Cytop S-grade (CTX809-SP2) were purchased from AGC Inc. Dielectric solutions of Cytop-M (Cytop to the solvent ratio 3:1 v/v) and Cytop-S (Cytop to the solvent ratio 1.5:1 v/v) were mixed the day before and were shaken vigorously to mix the solutions prior to deposition. In the case of Cytop-M, spin-coating was carried out in two steps: first at 500 rpm, for 3 s (ramp: 1 s), and then at 2000 rpm for 30 s (ramp: 3 s). It was annealed at 90 °C for 20 min. This resulted in a thickness of $550 \pm 20 \,\mathrm{nm}$, as measured with a Dektak XT profilometer. In the case of Cytop-S, spin-coating was carried out in a single step, at 1200 rpm for 60 s (ramp: 3 s). It was annealed at 90 °C for 20 min. This resulted in a thickness of 490 \pm 20 nm, as measured with a Dektak

XT profilometer. Cytop-M was drop cast on the sample surface with a pipette in a zig-zag fashion, making sure to cover the entire surface of the sample before the spin-coating commenced. Cytop-S was deposited on the center of sample, allowing it to spread outward and cover the entire sample.

An MBraun MB-20-G glovebox (kept at <1 ppm O2, <1 ppm H₂O) and an MBraun HPL 150 ECO metal hotplate were used throughout the entire pre- and fabrication process. The annealing was carried out with the purging activated and the laminar flow deactivated. Samples were always being transferred in sealed nitrogen filled pass tubes or otherwise stored in a nitrogen atmosphere in a Belle Ltd. glovebox (<5 ppm O₂) when not being processed. An evaporation of 40 nm thick Al gates was carried out in an EVO-VAC Angstrom Engineering evaporator. The evaporator shields were covered with Al foil before each evaporation to prevent crosscontamination. The evaporation was performed immediately after a chamber pressure of 1×10^{-6} Torr was achieved. Deposition rates of 0.2 ± 0.02 Å/s were used for the first 10 nm and 1 ± 0.2 Å/s for the remaining 30 nm with the process pressure varying between $1\times10^{-6}\,$ at the beginning and 9×10^{-7} Torr at the end of the evaporation. The resulting gates were uniform of good quality when inspected with an optical microscope. The devices were subsequently annealed overnight (14 h) at 80 °C on a metal hotplate inside the fabrication glovebox.

Recipe 2: The process follows the one described for the first recipe; however, with the overnight (14 h) 80 $^{\circ}$ C device annealing step performed prior to Al gate evaporation. Deposition rates of 0.2 \pm 0.02 Å/s were used for the first 10 nm and \sim 1 Å/s for the remaining 30 nm.

Recipe 3: A modified version of the recipe in Ref. 16 was used. The fundamental differences to the above recipes involve the use of Cytop with no solvent, 9000 rpm spin-coating for 90 s, annealing without purging, a 14 h long annealing step at $110\,^{\circ}\text{C}$ directly following the N2200 spin-coating, and a 5 h long annealing step at $110\,^{\circ}\text{C}$ following the Cytop dielectric spin-coating. The thicknesses for pure Cytop-M and Cytop-S were $310\pm25\,\text{nm}$ and $570\pm50\,\text{nm}$, respectively, as measured with a Dektak XT profilometer. It is worth noting that further annealing at $80\,^{\circ}\text{C}$ on the whole device, i.e., after the whole fabrication is finished, does not improve the performance of these devices much further. Deposition rates of \sim 0.5 Å/s were used for the first 7 nm and \sim 2 Å/s for the remaining 13 nm.

Recipe 4: The same recipe as that for recipe 3 with a standard dilution of Cytop to the solvent (a ratio of 3:1) and annealing was carried out on a ceramic hotplate, the latter of which could translate into a variation in the annealing temperature compared to the metal hotplates used for the other batches. The ceramic hotplate had approximately double the standard deviation of the setpoint temperature of the metallic hotplate when measured in their most central points, i.e., within the heating elements (~6% vs ~3%) Deposition rates of ~0.4 Å/s were used for the first 10 nm and ~1 Å/s for the remaining 10 nm.

The N2200 OFETs were characterized in a nitrogen gas-filled glovebox using an Agilent 4155B semiconductor parameter analyzer. Bias stress measurements were performed in the dark.

GIWAXS was performed at the SAXS/WAXS beamline at the Australian Synchrotron.²⁵ An x-ray energy of 12.0 keV was used, with scattering recorded on a Dectris PILATUS3 X 2M in-vacuum detector placed ~69 cm downstream from the sample. The entire

flight path was in vacuum. Scattering patterns were carefully measured as a function of incident angle (down to a resolution of 0.01°) with the reported images taken close to the critical angle where scattering intensity was maximized. Further details of data analysis and processing can be found elsewhere.²⁶

SUPPLEMENTARY MATERIAL

See the supplementary material for additional fabrication and electrical data.

AUTHORS' CONTRIBUTIONS

D.S. and L.J.S. contributed equally to this work.

ACKNOWLEDGMENTS

D.S. acknowledges support from the Sensor CDT and the Engineering and Physical Sciences Research Council (Grant No. EP/L015889/1). L.J.S. and D.V. acknowledge support from the ERC Synergy Grant SC2 (Grant No. 610115). U.K. acknowledges funding from the EPSRC (Grant No. EP/R031894/1). M.N. acknowledges financial support from the European Commission through a Marie Curie Individual Fellowships (EC Grant Agreement No. 747461). This work was performed, in part, at the SAXS/WAXS beamline at the Australian Synchrotron, part of ANSTO. The authors acknowledge support from the Henry Royce Institute, Cambridge Equipment, EP/P024947/1. The authors thank AGC Inc. for supplying Cytop-S for this study. D.V. thanks Paul Barton of AGC Inc. for his continuous support during this project. The authors declare no conflict of interest.

DATA AVAILABILITY

The data that support the findings of this study are available from the corresponding authors upon reasonable request.

REFERENCES

¹H. Sirringhaus, Adv. Mater. **21**, 3859–3873 (2009).

²S. Park, S. H. Kim, H. H. Choi, B. Kang, and K. Cho, Adv. Funct. Mater. 30, 1904590-1–1904590-21 (2020).

W. H. Lee, H. H. Choi, D. H. Kim, and K. Cho, Adv. Mater. 26, 1660–1680 (2014).
H. Klauk, Organic Electronics: Materials, Manufacturing, and Applications (Wiley, 2006).

⁵M. Nikolka, I. Nasrallah, B. Rose, M. K. Ravva, K. Broch, A. Sadhanala, D. Harkin, J. Charmet, M. Hurhangee, A. Brown, S. Illig, P. Too, J. Jongman, I. McCulloch, J.-L. Bredas, and H. Sirringhaus, Nat. Mater. 16, 356–362 (2017).

⁶ H. Yan, Z. Chen, Y. Zheng, C. Newman, J. R. Quinn, F. Dötz, M. Kastler, and A. Facchetti, Nature 457, 679–686 (2009).

⁷S. Brixi, O. A. Melville, B. Mirka, Y. He, A. D. Hendsbee, H. Meng, Y. Li, and B. H. Lessard, Sci. Rep. 10, 4014 (2020).

⁸N. B. Ukah, S. P. Senanayak, D. Adil, G. Knotts, J. Granstrom, K. S. Narayan, and S. Guha, J. Polym. Sci., Part B: Polym. Phys. **51**, 1533–1542 (2013).

⁹S. Kim, K. Suzuki, A. Sugie, H. Yoshida, M. Yoshida, and Y. Suzuki, Sci. Technol. Adv. Mater. 19, 486–494 (2018).

¹⁰C. S. Kim, S. Lee, E. D. Gomez, J. E. Anthony, and Y.-L. Loo, Appl. Phys. Lett. 93, 103302 (2008).

¹¹J. Zaumseil and H. Sirringhaus, Chem. Rev. **107**, 1296–1323 (2007).

¹²R. Di Pietro, D. Fazzi, T. B. Kehoe, and H. Sirringhaus, J. Am. Chem. Soc. 134, 14877–14889 (2012).

¹³ H. H. Choi, W. H. Lee, and K. Cho, Adv. Func. Mater. 22, 4833–4839 (2012).

- ¹⁶M. Caironi, M. Bird, D. Fazzi, Z. Chen, R. Di Pietro, C. Newman, A. Facchetti, and H. Sirringhaus, Adv. Funct. Mater. 21, 3371–3381 (2011).
- ¹⁷T. Sekitani, S. Iba, Y. Kato, Y. Noguchi, T. Someya, and T. Sakurai, Appl. Phys. Lett. 87, 6951–6953 (2005).
- ¹⁸D. Venkateshvaran, M. Nikolka, A. Sadhanala, V. Lemaur, M. Zelazny, M. Kepa, M. Hurhangee, A. J. Kronemeijer, V. Pecunia, I. Nasrallah, I. Romanov, K. Broch, I. McCulloch, D. Emin, Y. Olivier, J. Cornil, D. Beljonne, and H. Sirringhaus, Nature 515, 384–388 (2014).
- ¹⁹J. J. Brondijk, W. S. C. Roelofs, S. G. J. Mathijssen, A. Shehu, T. Cramer, F. Biscarini, P. W. M. Blom, and D. M. de Leeuw, Phys. Rev. Lett. **109**, 056601 (2012).

- ²⁰ Conjugated Polymers: Properties, Processing, and Applications, edited by J. R. Reynolds, B. C. Thompson, and T. A. Skotheim (CRC Press, 2019).
- ²¹R. Di Pietro, I. Nasrallah, J. Carpenter, E. Gann, L. S. Kölln, L. Thomsen, D. Venkateshvaran, K. O'Hara, A. Sadhanala, M. Chabinyc, C. R. McNeill, A. Facchetti, H. Ade, H. Sirringhaus, and D. Neher, Adv. Funct. Mater. 26, 8011–8022 (2016).
- ²²J. Rivnay, R. Steyrleuthner, L. H. Jimison, A. Casadei, Z. Chen, M. F. Toney, A. Facchetti, D. Neher, and A. Salleo, Macromolecules 44, 5246–5255 (2011).
- ²³ J. Rivnay, M. F. Toney, Y. Zheng, I. V. Kauvar, Z. Chen, V. Wagner, A. Facchetti, and A. Salleo, Adv. Mater. 22, 4359–4363 (2010).
- ²⁴T. Richards, M. Bird, and H. Sirringhaus, J. Chem. Phys. **128**, 234905 (2008).
- ²⁵ N. M. Kirby, S. T. Mudie, A. M. Hawley, D. J. Cookson, H. D. T. Mertens, N. Cowieson, and V. Samardzic-Boban, J. Appl. Crystallogr. **46**, 1670–1680 (2013).
- ²⁶ E. Gann, M. Caironi, Y.-Y. Noh, Y.-H. Kim, and C. R. McNeill, Macromolecules 51, 2979–2987 (2018).

¹⁴R. Di Pietro and H. Sirringhaus, Adv. Mater. **24**, 3367–3372 (2012).

¹⁵M. Statz, D. Venkateshvaran, X. Jiao, S. Schott, C. R. McNeill, D. Emin, H. Sirringhaus, and R. D. Pietro, Commun. Phys. 1, 16 (2018).